Registration openLaungowal · Education · intermediate · hardware, verilog, vhdl
An individual offline competition for students to design digital circuits using Verilog or VHDL. Participants solve 10 problems involving logic gates, FSMs, and memory interfaces within one hour without internet access.